Archivo: Mips32 addi

Descripción: This figure demonstrates how one type of MIPS32 instruction word is decoded. The first six bits specify the operation (add immediate). The second and third groups of five bits each specify the number of one of MIPS32's 32 general-purpose registers (GPR). The first group specifies the destination GPR, and the second specifies the source GPR. The last sixteen bits specify the immediate value, that is, the 16-bit signed (two's compliment) integer that is added to the second register and then stored in the first register. The equivalent mnemonic in MIPS32 assembly is also shown. This instruction word would cause a MIPS32 CPU to add 350 to the value stored in $r2 and store the result in $r1. If an arithmetic overflow occurs, $r1 is not modified and an overflow flag is set.
Título: Mips32 addi
Créditos: http://en.wikipedia.org/wiki/Image:Mips32_addi.svg
Autor(a): en:User:Booyabazooka
Permiso: Puedes usar la licencia que prefieras.
Términos de Uso: Creative Commons Attribution-Share Alike 3.0
Licencia: CC-BY-SA-3.0
Enlace de Licencia: http://creativecommons.org/licenses/by-sa/3.0/
¿Se exige la atribución?: Sí